ZHCSLI5 September 2020 LM34966-Q1
PRODUCTION DATA
- 1 特性
- 2 應用
- 3 說明
- 4 Revision History
- 5 說明（續(xù)）
- 6 Pin Configuration and Functions
- 7 Specifications
-
8 Detailed Description
- 8.1 Overview
- 8.2 Functional Block Diagram
- 8.3
Feature Description
- 8.3.1 Line Undervoltage Lockout (UVLO/SYNC/EN Pin)
- 8.3.2 High Voltage VCC Regulator (BIAS, VCC Pin)
- 8.3.3 Soft Start (SS Pin)
- 8.3.4 Switching Frequency (RT Pin)
- 8.3.5 Clock Synchronization (UVLO/SYNC/EN Pin)
- 8.3.6 Current Sense and Slope Compensation (CS Pin)
- 8.3.7 Current Limit and Minimum On-time (CS Pin)
- 8.3.8 Feedback and Error Amplifier (FB, COMP Pin)
- 8.3.9 Power-Good Indicator (PGOOD Pin)
- 8.3.10 Hiccup Mode Overload Protection
- 8.3.11 Maximum Duty Cycle Limit and Minimum Input Supply Voltage
- 8.3.12 MOSFET Driver (GATE Pin)
- 8.3.13 Overvoltage Protection (OVP)
- 8.3.14 Thermal Shutdown (TSD)
- 8.4 Device Functional Modes
- 9 Application and Implementation
- 10Power Supply Recommendations
- 11Layout
- 12Device and Documentation Support
- 13Mechanical, Packaging, and Orderable Information
封裝選項
機械數(shù)據(jù) (封裝 | 引腳)
- PWP|14
散熱焊盤機械數(shù)據(jù) (封裝 | 引腳)
- PWP|14
訂購信息
8.3.6 Current Sense and Slope Compensation (CS Pin)
The device has a low-side current sense and provides both fixed and optional programmable slope compensation ramps, which help to prevent subharmonic oscillation at high duty cycle. Both fixed and programmable slope compensation ramps are added to the sensed inductor current input for the PWM operation. But, only the programmable slope compensation ramp is added to the sensed inductor current input (see Figure 8-17). For an accurate peak current limit operation over the input supply voltage, TI recommends using only the fixed slope compensation (see Figure 7-5).
The device can generate the programmable slope compensation ramp using an external slope resistor (RSL) and a sawtooth current source with a slope of 30 μA × fRT. This current flows out of the CS pin.
Figure 8-17 Current Sensing and Slope Compensation
Figure 8-18 Slope Compensation Ramp (a) at PWM Comparator Input
Figure 8-19 Slope Compensation Ramp (b) at
Current Limit Comparator InputUse Equation 6 to calculate the value of the peak slope current (ISLOPE) and use Equation 7 to calculate the value of the peak slope voltage (VSLOPE).
where
- fSYNC = fRT if clock synchronization is not used.
According to peak current mode control theory, the slope of the compensation ramp must be greater than half of the sensed inductor current falling slope to prevent subharmonic oscillation at high duty cycle. Therefore, the minimum amount of slope compensation in boost topology should satisfy the following inequality:
where
- VF is a forward voltage drop of D1, the external diode.
The recommended margin to cover non-ideal factors is 1.2. If required, RSL can be added to further increase the slope of the compensation ramp. Typically 82% of the sensed inductor current falling slope is known as an optimal amount of the slope compensation. The RSL value to achieve 82% of the sensed inductor current falling slope is calculated as shown in Equation 9.
If clock synchronization is not used, the fSW frequency equals the fRT frequency. If clock synchronization is used, the fSW frequency equals the fSYNC frequency. The maximum value for the RSL resistance is 2 kΩ.