SBASAZ5A October 2024 – September 2025 AMC0386-Q1
PRODUCTION DATA
請(qǐng)參考 PDF 數(shù)據(jù)表獲取器件具體的封裝圖。
The AMC0386-Q1 operates in one of the following states:
Table 7-1 lists the operational modes.
OPERATINAL MODE |
AVDD | DVDD | VIN | DEVICE RESPONSE |
---|---|---|---|---|
OFF | Don't care | VDVDD < DVDDUV | Don't care | OUT is Hi-Z state. Internally, OUT and CLKIN are clamped to DVDD and DGND by ESD protection diodes. |
Missing high-side supply | VAVDD < AVDDUV | Valid(1) | Don't care | The device outputs a constant bitstream of logic 0's, as described in the Output Behavior in Case of a Missing High-Side Supply section. |
Input overrange | Valid(1) | Valid(1) | VIN > VClipping, MAX | The device outputs a logic 0 every 128 clock cycles, as described in the Output Behavior in Case of a Full-Scale Input section. |
Input underrange | Valid(1) | Valid(1) | VIN < VClipping, MIN | The device outputs a logic 1 every 128 clock cycles, as described in the Output Behavior in Case of a Full-Scale Input section. |
Normal operation | Valid(1) | Valid(1) | Valid(1) | Normal operation |